The Classical *n*-Port Resistive Synthesis Problem

Michael Z. Q. Chen*

Introduction

An *n*-port resistive network is an *n*-port circuit consisting of only passive resistors, which is an important class of passive networks. An *n*-port resistive network is usually characterized by its *impedance* or *admittance* matrix. Since there are no reactive elements, passivity and reciprocity imply that the impedance and admittance matrices of *n*-port resistive networks must be nonnegative definite if they exist [21]. Since no transformers are present, there are further constraints. The realizability problem of *n*-port resistive networks was an active topic and was widely investigated from the 1950s to the 1970s. Recently, the invention of a new mechanical element named inerter [25] has revived research into passive network synthesis. Investigation on *n*-port resistive network synthesis can be a critical step towards solving transformerless realizations of multi-port passive networks, and its results can be directly applied to minimal realizations of one-port mechanical and electrical networks based on element extraction [11,12]. Therefore, the significance of this topic has become apparent again.

Problem: What are testable necessary and sufficient conditions for a real symmetric $n \times n$ matrix to be realizable as the admittance (resp. impedance) of an n-port resistive network?

In [24], Tellegen has shown that *paramountcy* is a necessary and sufficient condition for any secondorder or third-order real symmetric matrix to be realizable as the impedance (resp. admittance) of a twoport or three-port resistive network. Since Tellegen's proof is in Dutch and there is no English version, [10, Appendix A] presents a full and better structured reworking of Tellegen's discussion.

A question arose whether the condition of paramountcy can be generalized to the case of n > 3. Utilizing the graph theory, Cederbaum [8] first showed that if a matrix $Y_n \in \mathbb{S}^n$ (resp. $Z_n \in \mathbb{S}^n$) is the admittance (resp. impedance) of an n-port resistive network, then Y_n (resp. Z_n) must be paramount. In [9], Cederbaum presented a paramount matrix that cannot be realized as either the impedance or the admittance of an n-port resistive network and presented a matrix that is realizable as the impedance but not the admittance of an n-port resistive network. Hence, when n > 3, paramountcy is only a necessary but not a sufficient condition for the realization, and realizability conditions of admittances and impedances are not the same.

Investigation on the synthesis of *n*-port resistive networks when n > 3 has primarily focused on the admittance synthesis. For the realizability of admittances as *n*-port resistive networks, the least number of terminals is (n + 1). Brown *et al.* [5–7, 14] obtained the necessary and sufficient conditions for $Y_n \in \mathbb{S}^n$ to be realizable as admittances of *n*-port resistive networks with (n + 1) terminals when the port graph \mathcal{G}_p is a *path tree* or a *Lagrangian tree*. Systematic approaches to determine the possible port graphs for realizability are available in [1–4, 14, 16], and the corresponding realizability can be tested by transforming the port graph into a Lagrangian tree based on the discussion in [7]. Unlike the (n + 1)-terminal case, the realizability of admittances as *n*-port resistive networks with more than (n + 1) terminals for n > 3 has not

^{*}Department of Mechanical Engineering, The University of Hong Kong, Pokfulam Road, Hong Kong. Email mzqchen@hku.hk.

been completely solved, although a series of results have been derived [13, 15, 17–20, 22, 23]. Specifically, Chen *et al.* [13] recently derived some new results on the realization problem of n-port resistive networks containing 2n terminals, which can be an important step towards solving the realizability with more than (n + 1) terminals. However, there are still three challenges in completely solving this problem.

The first challenge of solving this problem is to deal with parameters in realizability conditions with more than (n + 1) terminals when n > 3. Although some results for the realizability of admittances with (n + 2) and 2n terminals have been presented in [23] and [13], the conditions are based on the existence of a set of parameters, which are not directly testable. How to eliminate the parameters or to establish a systematic procedure of testing the existence of parameters for n > 3 is far from being solved.

The second challenge is the complexity of different cases for the realizability when n > 3. The number of possible topological connections becomes increasingly large when n increases. It is difficult to establish a unified framework for the discussion when n is a large number.

The third challenge is the synthesis of impedances when n > 3. As shown in [9], the necessary and sufficient conditions for the realizability of impedances and admittances as n-port resistive networks are different when n > 3. Therefore, it is necessary to discuss them separately. At present there are few investigations available on realizability of impedances as n-port resistive networks when n > 3. It is also difficult to generalize the methodology of investigation on the admittance synthesis to the impedance case.

Conclusion

In summary, the classical *n*-port resistive synthesis problem is solved in the case of $n \le 3$, but there exist significant challenges when n > 3.

References

- [1] G. Biorci, "Sign matrices and realizability of conductance matrices," *Proceedings of the IEE-Part C: Monographs*, vol. 108, no. 14, pp. 296–299, 1961.
- [2] G. Biorci and P. P. Civalleri, "On the synthesis of resistive *n*-port networks," *IRE Trans. Circuit Theory*, vol. 8, no. 1, pp. 22–28, 1961.
- [3] G. Biorci and P. P. Civalleri, "Conditions for the realizability of a conductance matrix," *IRE Trans. Circuit Theory*, vol. 8, no. 3, pp. 312–317, 1961.
- [4] F. T. Boesch and D. C. Youla, "Synthesis of n + 1 node resistor n-ports," *IEEE Trans. Circuit Theory*, vol. 12, no. 4, pp. 515–520, 1965.
- [5] D. P. Brown and Y. Tokad, "On the synthesis of *R* networks," *IRE Trans. Circuit Theory*, vol. 8, no. 1, pp. 31–39, 1961.
- [6] D. P. Brown and M. B. Reed, "On the sign pattern of network matrices," *Journal of the Franklin Institute*, vol. 273, no. 3, pp. 179–186, 1962.
- [7] D. P. Brown and M. B. Reed, "Necessary and sufficient conditions for *R*-graph synthesis," *Journal of the Franklin Institute*, vol. 273, no. 6, pp. 472–481, 1962.
- [8] I. Cederbaum, "Condition for the impedance and admittance matrices of *n*-ports without ideal transformers," *Proceedings of the IEE-Part C: Monographs*, vol. 105, no. 7, pp. 245–251, 1958.

- [9] I. Cederbaum, "Topological considerations in the realization of resistive *n*-port networks," *IRE Trans. Circuit Theory*, vol. 8, no. 3, pp. 324–329, 1961.
- [10] M. Z. Q. Chen, "Passive network synthesis of restricted complexity," Ph.D. dissertation, Eng. Dept., Cambridge Univ., Cambridge, U.K., Aug. 2007.
- [11] M. Z. Q. Chen and M. C. Smith, "Electrical and mechanical passive network synthesis," in *Recent Advances in Learning and Control*, V. D. Blondel, S. P. Boyd, and H. Kimura (Eds.), New York: Springer-Verlag, 2008, LNCIS, vol. 371, pp. 35–50.
- [12] M. Z. Q. Chen and M. C. Smith, "Restricted complexity network realizations for passive mechanical control," *IEEE Trans. Automatic Control*, vol. 54, no. 10, pp. 2290–2301, 2009.
- [13] M. Z. Q. Chen, K. Wang, M. Yin, C. Li, Z. Zuo, and G. Chen, "Synthesis of *n*-port resistive networks containing 2*n* terminals," *International Journal of Circuit Theory and Applications*, in press (DOI: 10.1002/cta.1951).
- [14] E. A. Guillemin, "On the analysis and synthesis of single-element-kind networks," *IRE Trans. Circuit Theory*, vol. 7, no. 3, pp. 303–312, 1960.
- [15] E. A. Guillemin, "On the realization of an nth-order G matrices," *IRE Trans. Circuit Theory*, vol. 8, no. 3, pp. 318–323, 1961.
- [16] C. C. Halkias, I. Cederbaum, and W. H. Kim, "Synthesis of resistive n-port networks with n + 1 nodes," *IRE Trans. Circuit Theory*, vol. 9, no. 1, pp. 69–73, 1962.
- [17] C. G. Jambotkar and Y. Tokad, "Realization of *n*th-order matrices with two-tree port structures," *Journal of the Franklin Institute*, vol. 288, no. 4, pp. 245–260, 1969.
- [18] F. J. Lupo and C. C. Halkias, "Synthesis of *n*-port networks on two-tree port-structures," *IEEE Trans. Circuit Theory*, vol. 12, no. 4, pp. 571–577, 1965.
- [19] F. J. Lupo, "The synthesis of transformerless *n*-port networks on multitree port structures," *IEEE Trans. Circuit Theory*, vol. 15, no. 3, pp. 211–220, 1968.
- [20] M. G. G. Naidu, P. S. Reddy, and K. Thulasiraman, "(n + 2)-node resistive n-port realizability of Y-matrices," *IEEE Trans. Circuit and Systems*, vol. 23, no. 5, pp. 254–260, 1976.
- [21] R. W. Newcomb, Linear Multiport Synthesis. New York: McGraw-Hill, 1966.
- [22] P. S. Reddy, V. G. K. Murti, and K. Thulasiraman, "Realization of modified cut-set matrix and applications," *IEEE Trans. Circuit Theory*, vol. 17, no. 4, pp. 475–485, 1970.
- [23] K. R. Swaminathan and I. T. Frisch, "Necessary conditions for the realizability of n-port resistive networks with more than n+1 nodes," *IEEE Trans. Circuit Theory*, vol. 12, no. 4, pp. 520–527, 1965.
- [24] B. D. H. Tellegen, *Théorie der Wisselstromen*, pp. 166–168. P. Noordhoff, 1952.
- [25] M. C. Smith, Synthesis of mechanical networks: the inerter, IEEE Trans. Automatic Control, vol. 47, no. 10, pp. 1648–1662, 2002.